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In this work a digital ﬁlter is placed on the same
chip as an analog ﬁlter. We investigate how the simultaneous
switching noise is propagated from the digital ﬁlter to different
nodes on a manufactured chip. Conventional substrate noise
reduction methods are used, e.g., separate power supplies,
guard rings, and multiple pins for power supplies. We also
investigate if the effect of substrate noise on the analog ﬁlter can
be reduced by using a noise reduction method, which use long
rise and fall times of the digital clock. The measured noise on
the output of the analog ﬁlter was reduced by 30% up to 50%
when the method was used.
I. INTRODUCTION
Integrating analog and digital circuits on the same chip is
a challenging design task. A major problem is that the digital
circuits generate simultaneous switching noise (SSN) that is
spread through the substrate to analog circuits [1]. This sub-
strate noise is orders of magnitude larger than device noise in
high-speed mixed-signal circuits [2]. Consequently, sub-
strate noise limits the performance of analog circuits.
The substrate in digital circuits is commonly biased to
ground via a large number of substrate contacts. Hence, the
digital ground has generally a low impedance to the substrate
surface within the region of the digital circuit [3]. Therefore,
any voltage ﬂuctuation (i.e., SSN) on the digital ground is
also present in the substrate region of the digital circuit. This
noise injection mechanism is normally the dominant in digi-
tal integrated circuits [3]. If the substrate contacts in the ana-
log circuit are connected directly to the analog ground, then
the substrate noise in the analog region will also be present
on the analog ground.
In mixed-signal systems, converters between the analog
and the digital domains are commonly used. One problem
here is that the digital circuits generate substrate noise that
may disturb, e.g., the comparators in analog-to-digital con-
verters (ADC), which can result in false output values [4].
When comparators have false outputs the ADC yields a
reduced number of effective bits. Substrate noise also affects
circuits used for synchronization, e.g., phase locked loop
(PLL) circuits [2]. The noise results in an uncertainty of the
phase (i.e., jitter) of the synchronization signal, which
degrades the performance of all circuits that are connected to
the PLL. In digital-to-analog converters, clock jitter results
in a higher noise ﬂoor (i.e., lower signal to noise ratio) and
more distortion on the output signal, giving a lower spurious-
free dynamic range [5].
Effects of substrate noise are analyzed in [6], where a
generic model of differential architectures is used, from
where two conclusions are drawn. The frequency compo-
nents of differential noise appear directly at the analog out-
put, but scaled with a gain factor. Common-mode noise is
intermodulated with the differential analog input. Therefore,
a frequency component outside the analog signal band may,
due to the intermodulation, fall into the analog signal band.
The power-supply rejection ratio (PSRR) expresses how
much noise that are suppressed through the power supply
lines to the circuit’s output. The PSRR may be high for low
frequencies, but for higher frequencies the rejection ratio
may fade. In single-ended architectures substrate noise will
more severely affect the analog signal due to the lower
PSRR.
In this work a digital ﬁlter is placed on the same chip as an
analog ﬁlter. We investigate the substrate noise in different
nodes on a manufactured test chip. Conventional substrate
noise reduction methods are used, e.g., separate power sup-
plies, guard rings, and multiple pins for power supplies. We
also investigate if the effect of substrate noise on the analog
ﬁlter can be reduced by using a noise reduction method that
is described in section II. In section III the test set up is
described. Measurement results from the test chip are pre-
sented in section IV, where the results indicate that the dis-
turbance on the analog output of the ﬁlter can be reduced by
using the noise reduction method. We conclude the work in
section V.
II. NOISE REDUCTION METHOD
We have earlier proposed a method aiming at reducing the
noise generated by the clock in digital circuits [7]. The
method is to use a clock with long rise and fall times
together with a D ﬂip-ﬂop that operates well with this clock.
In this way the current peaks produced by the clock buffer
can be made smaller. Hence, the simultaneous switching
noise may be reduced. In [8] we presented measurement
results showing that long rise and fall times of the clock can
be used with a low cost in propagation delay. With longer
rise and fall times of the clock the power consumption of the
D ﬂip-ﬂops increases some, but the clock buffer can be made
smaller, which results in a lower power consumption in the
clock buffer leading to a potential of power savings. In this
work we investigate how the SSN is propagated from thedigital ﬁlter to different nodes on the chip. We investigate
how the output of an analog ﬁlter is affected by varying the
rise and fall times of the clock signal in a digital ﬁlter.
III. TEST SET UP
To investigate how the noise in the digital circuit affects
an analog ﬁlter, a test chip was designed. A standard 0.35
µm CMOS technology with two poly layers and three metal
layers was used. The substrate is lightly positively doped.
The chip contains a digital circuit and two analog circuits.
Separate power supply lines are used for the analog and dig-
ital parts to avoid direct injection of SSN from the digital
circuit into the analog circuit. The chips were packaged in
JLCC 68 pin packages, where six pins were dedicated for
the digital power supply and ground lines. Four pins were
dedicated for the analog power supply and ground lines.
A. Analog circuit
The analog circuit is a ﬁfth-order low-pass leapfrog ﬁlter
without ﬁnite zeros implemented in the active-RC technique.
The ﬁlter has a cut-off frequency of 3 MHz. The design was
derived from a doubly resistively terminated LC ladder net-
work to achieve low sensitivity for variation in the compo-
nent values [9]. Further, the variations in the pass band of the
LC network is proportional to the product of the frequency
, and the group delay [9]. The sensitivity of the LC
network is minimized by minimizing , given that the ﬁl-
ter speciﬁcation is met. The minimization of the sensitivity
of the LC ladder network will also decrease the sensitivity of
the pass band variations in the leapfrog implementation due
to ﬁnite Q-values of the integrators [10].
Ten operational ampliﬁers are used in the analog ﬁlter.
Each integrator in the active RC ﬁlter consists of two opera-
tional ampliﬁers. The use of two ampliﬁers in an integrator
increases the Q-value and decreases the phase and gain
errors [11]. In the ﬁlter the inverting and non-inverting inte-
grators are implemented with the proposed structures in
[11]. The operational ampliﬁers are of two-stage type with a
common drain ampliﬁer as an output buffer. This will
decrease the output resistance with the cost of a decreased
output swing. Using pMOS instead of nMOS transistors as
input devices will increase the unity-gain frequency, slew
rate, and decrease the ﬂicker noise of the ampliﬁer [12]. Fur-
ther, using pMOS input transistors may reduce the effect of
substrate noise injected to the input transistors since all
pMOS transistors are placed in n-wells. The analog ﬁlter is
shielded from the digital ﬁlter utilizing a p+ guard ring con-
nected to ground via a separate pin. Choosing a p+ guard
ring instead of n-type will decrease the noise introduced in
the analog part of the circuit [13]. Further, substrate contacts
are connected to each transistor to decrease variations in the
threshold voltage. The body effect has been shown to be a
minor contributor to the substrate noise effects in analog cir-
cuits [14]. The main contributor is the substrate noise
received on the analog ground supply line. For this reason
we let the body and the substrate contacts have the same
voltage. The magnitude response from the input to the out-
put corresponds to the solid line in Fig. 1. The dashed line
corresponds to the magnitude response from ground to the
output. Here it is seen that the PSRR decreases for higher
frequencies.
B. Digital Circuit
The digital circuit is a low-pass ﬁnite impulse response
ﬁlter, which is realized in direct form. The ﬁlter order is 13
and the input word length is 16 bits. The additions and mul-
tiplications are implemented by hard wired shifts and a
carry-save adder tree. A pipelined ripple-carry adder imple-
ments the ﬁnal adder in the carry-save adder tree. The num-
ber of full adders and D ﬂip-ﬂops are 630 and 350,
respectively. The full adders in the carry-save adder tree are
realized in static differential cascode voltage switch logic.
We use a D ﬂip-ﬂop that can operate with long rise and fall
times on the clock [8]. This D ﬂip-ﬂop uses a single phase
clock and it triggers on the falling edge.
The clock buffer is shown in Fig. 2 and it consists of seven
cascaded inverters followed by a ﬁnal buffer. This ﬁnal
buffer consists of 255 unit buffers, which are all realized as
tri-state buffers where the pMOS and nMOS nets can be
activated independently. Two binary vectors with both the
word length of 8 bits are used to control the number of active
nMOS and pMOS nets. Therefore, it is possible to individu-
ally adjust the rise and fall times of the clock signal. The
digital circuit is surrounded by a p+ guard ring [13], which
can be grounded on the test PCB for normal operation or
used as a measure point to estimate the noise at the source.
The digital output buffers of the test chip can be turned
off, which makes it possible to exclude the noise originating
from the switching of the output buffers and output pads on
the measured switching noise. For each test pattern, the out-
put is ﬁrst checked and then the output buffers are turned off
and ﬁnally we measure the noise on the node of interest.
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Fig. 1. The magnitude response from the input to the output and
from negative power supply to the output, indicated with solid and
dashed lines, respectively.C. Test Pattern
Input pads on chip generally have a large capacitive cou-
pling to the substrate. Therefore, any transition on a pad is
coupled to the substrate. Furthermore, each data input pad is
connected to four cascaded inverters followed by a wire con-
nected to the input of a D ﬂip-ﬂop. Hence, the input data of
the digital circuit may inject noise into the substrate. If the
test pattern generator changes data at the same time as the
digital circuit switches, the two respective noise contribu-
tions will interact. In this case the substrate noise depends
much on when the triggering clock on chip appears with
respect to the change of input.
To separate the noise that originates from the test vectors
from the noise that is generated in the digital ﬁlter, we use
the following method. With a long clock period the switch-
ing noise from the test pattern has sufﬁcient time to be
reduced to small levels before the digital circuit switches.
We use two signal generators where the ﬁrst is used as clock
input of the test chip and the second is used to synchronize
the test pattern generator. By adjusting the phase difference
between the two signals, the noise originating from the test
pattern generator can be separated from the noise of the dig-
ital circuit. The digital ﬁlter can operate with clock frequen-
cies up to 75 MHz (corresponding to 75 Msamples/s), but
here we choose a much lower clock frequency.
With this method it is possible to measure the noise that
originates from the switching of the digital ﬁlter. Four differ-
ent test patterns were used as input on the digital ﬁlter. The
used test patterns have a period time equal to four times the
clock period. The average transition activities (i.e., the aver-
age number of transitions during one clock cycle) on the out-
puts of the D ﬂip-ﬂops are for the different patterns 0, 0.21,
0.32 and 0.45.
D. Measurement method
The voltages of different test points were measured with a
Tektronix TDS 620, 6 GHz digitizing oscilloscope. We use a
high impedance probe (1 MΩ resistance, 2 pF load capaci-
tance, 1 GHz bandwidth). By measuring the noise on the
guard ring surrounding the digital circuit, a measure of the
substrate noise near the digital circuit is obtained. By mea-
suring the noise on the analog guard a measure of the sub-
strate noise in the digital region is obtained. Finally, by
measuring the output of the analog ﬁlter it is possible to see
the effect of the present substrate noise. The guard rings and
the bottom plate are all connected to the proper ground
except the node that is measured.
IV. MEASUREMENT RESULTS
A power supply voltage of 2.5 V and a clock frequency of
6.8 MHz were used for the digital circuit. A power supply
voltage of 3.3 V was used for the analog circuit. The test
chip has a chip area of 11 mm2 and is shown in Fig. 3. A
small voltage ﬂuctuation of about 4 mV in peak-to-peak and
a period time of 3.5 ns was seen even when the probe was
grounded and the test chip turned off. The source of this
voltage ﬂuctuation was not found.
In Fig. 4(a) the measured voltage on the guard ring sur-
rounding the digital circuit is shown when the digital circuit
is switching. The shape of the curve is similar to a damped
sinusoidal where the peak-to-peak voltage is 118 mV. In
Fig. 4(b) the voltage on the bottom plate is shown. Here it is
seen that the shape of the curve is different and that the
peak-to-peak voltage is 86 mV. The bottom plate covers the
whole bottom area of the chip. Hence, the voltage on the
bottom plate gives an estimate of the average substrate volt-
age. In Fig. 4(c), the voltage of the analog guard is shown.
The shape of the curve has changed from a ﬂuctuation where
the damping is high and the maximal peak-to-peak voltage is
high to a ﬂuctuation with less damping. The peak-to-peak
voltage is here reduced to 28 mV. In Fig. 4(d), the output of
the analog circuit is shown when the analog input is
grounded. Here it is seen that the substrate noise is ampliﬁed
when compared to the voltage on the analog guard. The
peak-to-peak voltage is here 44 mV. Note that the SSN mea-
sured on the digital guard (see Fig. 4(a)) is small after 20 ns,
while the damped oscillation on the analog output (see
Fig. 4(d)) becomes small after about 40 ns. When the digital
circuit is turned off the peak-to-peak voltage of the analog
output is about 4 mV, which is the same voltage as when the
probe is grounded.
In Fig. 5, the maximal peak-to-peak voltages on the ana-
log output are shown as functions of the number of enabled
unit buffers in the digital clock buffer. Approximately rise
and fall times of the clock signal, denoted tLH and tHL are
also shown in Fig. 5 for different numbers of enabled unit
buffers N. The four different input patterns correspond to the
four different curves where the transition activities are indi-
Fig. 2.   The adjustable clock buffer used in the FIR ﬁlter.
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Fig. 3.   Microphotograph of the test chip.
Digital circuit Analog circuitcated. For rise and fall times of about 3 ns the peak-to-peak
voltage is low. The drastic increase in peak-to-peak voltage
for rise and fall times longer than 6 ns can be explained by
that the switching of the registers starts when the time deriv-
ative of the voltage ﬂuctuation, originating from the clock
buffer, is positive. In this way the contributions of SSN from
the clock buffer and the registers are added resulting in a
larger voltage ﬂuctuation. This effect is dependent on the
resonance frequency of the power supply, which is about
130 MHz for the digital circuit used in this work. By using
longer rise and fall times of the clock signal the peak-to-
peak voltage of the disturbance on the analog output can be
reduced from 30% up to 50%, depending on the transition
activity of digital input.
V. CONCLUSION
In this work a digital ﬁlter was placed on the same chip as
an analog ﬁlter. Conventional substrate noise reduction
methods were used, e.g., separating power supplies, guard
rings, and multiple pins for power supplies. We investigated
how the SSN was propagated from the digital ﬁlter to vari-
ous nodes on a manufactured test chip. We saw that the noise
wave form differed in the different nodes on the test chip.
The effect of SSN on the analog output existed during a
longer time than the SSN on the digital ground. We also
investigated a noise reduction method, which use long rise
and fall times of the digital clock. With the used method the
measured noise on the output of an analog ﬁlter was reduced
by 30% up to 50%.
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Fig. 4. Measured voltage on (a) digital guard, (b) bottom plate,
(c) analog guard, and (d) analog output.
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Fig. 5. Peak-to-peak voltage on analog output for different rise
and fall times of the clock signal in the digital circuit.
10
0 10
1 10
2 0
10
20
30
40
Number of enabled buffers (N)
P
e
a
k
−
P
e
a
k
 
[
m
V
]
13 ns
10 ns
3.0 ns
2.5 ns
tLH
tHL
1.2 ns
0.9 ns
0.5 ns
0.4 ns
8 2 32 255 64
0.8 ns
0.6 ns
α 0 =
α 0.21 =
α 0.32 =
α 0.45 =